


*Fig. 1 (Prior Art)*



*Fig. 2 (Prior Art)*




Fig. 3A

FIG. 3B is a block diagram of a system 300 including a controller 360 and a plurality of devices 380. The controller 360 is connected to the devices 380 via a bus 460. The devices 380 are arranged in a row and include a first device 380A, a second device 380B, and a third device 380C. The first device 380A is connected to the bus 460 via a first input/output (I/O) port 460A. The second device 380B is connected to the bus 460 via a second I/O port 460B. The third device 380C is connected to the bus 460 via a third I/O port 460C. The bus 460 is a shared communication channel that allows the controller 360 to communicate with the devices 380.




Fig. 3B




Fig. 4





Fig. 5




| ENABLE & SELECT OUT LOGIC |                       |                      |                |                          |                      |                            |
|---------------------------|-----------------------|----------------------|----------------|--------------------------|----------------------|----------------------------|
| INPUTS                    |                       |                      |                | OUTPUTS                  |                      |                            |
| LOW<br>VCC<br>(LVCC)      | LOCK<br>OUT<br>(LOUT) | DEV<br>SEL<br>(DSEL) | SLEEP<br>(SLP) | INPUT<br>ENABLE<br>(IEN) | SEL<br>OUT<br>(SOUT) | DECODER<br>ENABLE<br>(DEN) |
| 0                         | X                     | X                    | X              | SEL IN                   | 0                    | 0                          |
| 1                         | 0                     | X                    | X              | SEL IN                   | 0                    | SEL IN                     |
| 1                         | 1                     | 0                    | 0              | SEL IN                   | SEL IN               | 0                          |
| 1                         | 1                     | 0                    | 1              | SEL IN                   | SEL IN               | 0                          |
| 1                         | 1                     | 1                    | 0              | 1                        | SEL IN               | 1                          |
| 1                         | 1                     | 1                    | 1              | SEL IN                   | SEL IN               | 0                          |

*Fig. 7*




*Fig. 8A*




*Fig. 8B*





*Fig. 9*



*Fig. 10*

| INPUTS        |            |          |                |         | INPUTS |      |     |     |      |        |     |     |      |      |   |     |   |        |   |                                 |
|---------------|------------|----------|----------------|---------|--------|------|-----|-----|------|--------|-----|-----|------|------|---|-----|---|--------|---|---------------------------------|
| TAG BUS (HEX) | DATA BUS   | LOCK OUT |                | DEV SEL | BAI    | BLAL |     | PAL |      | CLRADD |     | CCR |      | WREG |   | WDR |   | OUT/IN |   | COMMENTS                        |
|               |            | SLEEP    | DECODER ENABLE |         |        | BAL  | PAI | SAL | SREG | RCR    | RDR | SAL | LVCC |      |   |     |   |        |   |                                 |
| xxH           | xxxxxxx    | 0        | x              | x       | 0      | 0    | 0   | 0   | 0    | 0      | 0   | 1   | 0    | 0    | 0 | 0   | 0 | 0      | 0 | LOW POWER                       |
| xxH           | xxxxxxx    | 1        | 1              | x       | 0      | 0    | 0   | 0   | 0    | 0      | 0   | 1   | 0    | 0    | 0 | 0   | 0 | 0      | 0 | LOW POWER                       |
| xxH           | xxxxxxx    | 1        | 0              | 0       | 0      | 0    | 0   | 0   | 0    | 1      | 0   | 0   | 0    | 0    | 0 | 0   | 0 | 1      | 0 | DESELECT MODE                   |
| 03H           | e/dxxxxxxx | x        | x              | x       | 1      | 0    | 0   | 0   | 1    | 0      | 1   | 0   | 0    | 0    | 0 | 0   | 0 | 0      | 1 | LOAD PACKET ADDR.               |
| 04H           | xxxxxxx    | x        | x              | x       | 1      | 0    | 0   | 0   | 0    | 1      | 0   | 0   | 0    | 0    | 0 | 0   | 0 | 0      | 1 | LOAD SECTOR ADDR.               |
| 05H           | xxxxxxx    | x        | x              | x       | 1      | 0    | 0   | 1   | 0    | 0      | 1   | 0   | 0    | 0    | 0 | 0   | 0 | 0      | 1 | LOAD BLOCK ADDR.                |
| 07H           | xxxxxxx    | x        | x              | x       | 1      | 0    | 0   | 0   | 1    | 0      | 1   | 0   | 0    | 0    | 0 | 0   | 0 | 0      | 1 | INCR. PACKET ADDR.              |
| 09H           | e/dxxxxxxx | x        | x              | x       | 1      | 0    | 1   | 0   | 0    | 0      | 1   | 0   | 0    | 0    | 0 | 0   | 0 | 0      | 1 | LOAD BYTE ADDR. SET INCR ON/OFF |
| 0AH           | xxxxxxx    | x        | x              | x       | 1      | ?    | 0   | 0   | 0    | 0      | 1   | 0   | 0    | 0    | 0 | 1   | 0 | 0      | 1 | LOAD PGM DATA REGISTERS         |
| 0BH           | xxxxxxx    | x        | x              | x       | 1      | 0    | 0   | 0   | 0    | 0      | 1   | 0   | 0    | 0    | 0 | 0   | 0 | 0      | 1 | SELECT CONTROL REG              |
| 0CH           | xxxxxxx    | x        | x              | x       | 1      | 0    | 0   | 0   | 0    | 0      | 1   | 0   | 0    | 1    | 0 | 0   | 0 | 0      | 1 | LOAD DATA TO REG                |
| 0DH           | xxxxxxx    | x        | x              | x       | 1      | 0    | 0   | 0   | 0    | 0      | 0   | 0   | 0    | 0    | 0 | 0   | 0 | 0      | 1 | INCREMENT BYTE REG.             |
| 0EH           | xxxxxxx    | x        | x              | x       | 1      | 0    | 0   | 0   | 0    | 0      | 0   | 0   | 0    | 0    | 0 | 0   | 1 | 0      | 1 | LATCH SA DATA                   |
| 0FH           | xxxxxxx    | x        | x              | x       | 1      | 0    | 0   | 0   | 0    | 0      | 1   | 0   | 1    | 0    | 0 | 0   | 0 | 0      | 1 | CLEAR CONTROL REG.              |
| ---           | xxxxxxx    | x        | x              | x       | 1      | 0    | 0   | 0   | 0    | 0      | 0   | 0   | 0    | 0    | 0 | 0   | 0 | 0      | 1 | CLEAR ADDR. REG.                |
| 19H           | zzzzzzz    | x        | x              | x       | 1      | ?    | 0   | 0   | 0    | 0      | 1   | 0   | 0    | 0    | 1 | 0   | 0 | 1      | 1 | READ DATA                       |
| 1AH           | zzzzzzz    | x        | x              | x       | 1      | 0    | 0   | 0   | 0    | 0      | 1   | 0   | 0    | 0    | 0 | 0   | 0 | 1      | 1 | READ CONTROL REG.               |

| REGISTER 00H |       | ID CODE |       |       |       |       |       |  |  |
|--------------|-------|---------|-------|-------|-------|-------|-------|--|--|
| [7]          | [6]   | [5]     | [4]   | [3]   | [2]   | [1]   | [0]   |  |  |
| BIT 7        | BIT 6 | BIT 5   | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |  |  |

Fig. 12A

| REGISTER 01H |       | BLOCK ADDRESS |       |       |       |       |       |  |  |
|--------------|-------|---------------|-------|-------|-------|-------|-------|--|--|
|              | A22   | A21           | A20   | A19   | A18   | A17   | A16   |  |  |
| BIT 7        | BIT 6 | BIT 5         | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |  |  |

Fig. 12B

| REGISTER 02H |       | SECTOR ADDRESS REGISTER |       |       |       |       |       |  |  |
|--------------|-------|-------------------------|-------|-------|-------|-------|-------|--|--|
|              | A15   | A14                     | A13   | A12   | A11   | A10   | A9    |  |  |
| BIT 7        | BIT 6 | BIT 5                   | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |  |  |

Fig. 12C

| REGISTER 03H                              |       | PACKET ADDRESS REGISTER |       |       |                |       |                |       |                |
|---|-------|-------------------------|-------|-------|----------------|-------|----------------|-------|----------------|
| PACKET<br>INCREMENT<br>ENABLE/<br>DISABLE | BIT 7 | BIT 6                   | BIT 5 | BIT 4 | A <sub>X</sub> | BIT 3 | A <sub>7</sub> | BIT 2 | A <sub>6</sub> |
|   |       |                         |       |       |                |       |                |       |                |
|   | BIT 0 | BIT 1                   | BIT 2 | BIT 3 | A <sub>5</sub> | BIT 4 | A <sub>4</sub> | BIT 5 | A <sub>3</sub> |
|   |       |                         |       |       |                |       |                |       |                |

Fig. 12D

| REGISTER 04H                            |       | BYTE ADDRESS REGISTER |       |                |                |                |                |                |                |
|---|-------|-----------------------|-------|----------------|----------------|----------------|----------------|----------------|----------------|
| BYTE<br>INCREMENT<br>ENABLE/<br>DISABLE | BIT 7 | BIT 6                 | BIT 5 | A <sub>4</sub> | BIT 4          | A <sub>3</sub> | BIT 3          | A <sub>2</sub> | BIT 2          |
|   |       |                       |       |                |                |                |                |                |                |
|   | BIT 0 | BIT 1                 | BIT 2 | BIT 3          | A <sub>1</sub> | BIT 4          | A <sub>0</sub> | BIT 5          | A <sub>7</sub> |
|   |       |                       |       |                |                |                |                |                |                |

Fig. 12E

| REGISTER 05H |       | CONTROL A |       |                                       |       |       |       |       |       |
|--------------|-------|-----------|-------|---------------------------------------|-------|-------|-------|-------|-------|
|              | BIT 7 | BIT 6     | BIT 5 | REF<br>VOLTAGE<br>GENERATOR<br>ENABLE | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|              |       |           |       |                                       |       |       |       |       |       |

Fig. 12F

Fig. 12G

| CONTROL B    |                    |                    |                    |                    |                    |                    |                    |                    |  |
|--------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--|
| REGISTER 06H | WORD LINE TRIM [7] | WORD LINE TRIM [6] | WORD LINE TRIM [5] | WORD LINE TRIM [4] | WORD LINE TRIM [3] | WORD LINE TRIM [2] | WORD LINE TRIM [1] | WORD LINE TRIM [0] |  |
| BIT 7        | BIT 6              | BIT 5              | BIT 4              | BIT 3              | BIT 2              | BIT 1              | BIT 0              |                    |  |

Fig. 12H

| CONTROL C    |                         |   |                         |       |       |       |       |  |  |
|--------------|-------------------------|---|-------------------------|-------|-------|-------|-------|--|--|
| REGISTER 07H | ENABLE LOW CURRENT PUMP | CONNECT PROGRAM VOLTAGE TO BIT LINE (PGM) | ENABLE WORD LINE SWITCH |       |       |       |       |  |  |
| BIT 7        | BIT 6                   | BIT 5                                     | BIT 4                   | BIT 3 | BIT 2 | BIT 1 | BIT 0 |  |  |

Fig. 12I

| CONTROL D    |                                 |                          |                          |                              |                              |                              |                              |  |  |
|--------------|---------------------------------|--------------------------|--------------------------|------------------------------|------------------------------|------------------------------|------------------------------|--|--|
| REGISTER 08H | ENABLE S.A. REFERENCE GENERATOR | BIT LINE TRIM (READ) [1] | BIT LINE TRIM (READ) [0] | SENSE MARGIN TRIM (READ) [3] | SENSE MARGIN TRIM (READ) [2] | SENSE MARGIN TRIM (READ) [1] | SENSE MARGIN TRIM (READ) [0] |  |  |
| BIT 7        | BIT 6                           | BIT 5                    | BIT 4                    | BIT 3                        | BIT 2                        | BIT 1                        | BIT 0                        |  |  |

| REGISTER 09H |       |       |                             |                               |                              |                               |                               |
|--------------|-------|-------|-----------------------------|-------------------------------|------------------------------|-------------------------------|-------------------------------|
| CONTROL E    |       |       |                             |                               |                              |                               |                               |
|              |       |       | SELECT<br>ALL WORD<br>LINES | DESELECT<br>ALL WORD<br>LINES | SELECT<br>ALL MAIN<br>BLOCKS | SELECT<br>ALL ERASE<br>BLOCKS | DESELECT<br>ALL MAIN<br>LINES |
| BIT 7        | BIT 6 | BIT 5 | BIT 4                       | BIT 3                         | BIT 2                        | BIT 1                         | BIT 0                         |

Fig. 12J

| REGISTER 0AH                   |       |       |       |       |       |                           |                       |
|--------------------------------|-------|-------|-------|-------|-------|---------------------------|-----------------------|
| CONTROL F                      |       |       |       |       |       |                           |                       |
| CONNECT<br>DL BUS TO<br>DZ BUS |       |       |       |       |       | DISCHARGE<br>BIT<br>LINES | FLOAT<br>BIT<br>LINES |
| BIT 7                          | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1                     | BIT 0                 |

Fig. 12K

| REGISTER 0BH |                              |       |                             |       |       |       |       |
|--------------|------------------------------|-------|-----------------------------|-------|-------|-------|-------|
| CONTROL G    |                              |       |                             |       |       |       |       |
|              | BYPASS<br>PROGRAM<br>LATCHES |       | ENABLE<br>SENSE<br>CIRCUITS |       |       |       |       |
| BIT 7        | BIT 6                        | BIT 5 | BIT 4                       | BIT 3 | BIT 2 | BIT 1 | BIT 0 |

Fig. 12L


| REGISTER OCH |       | CONTROL H                          |                                    |                                    |                     |                                   |       |
|--------------|-------|------------------------------------|------------------------------------|------------------------------------|---------------------|-----------------------------------|-------|
|              |       | BIT LINE<br>TRIM<br>PROGRAM<br>[2] | BIT LINE<br>TRIM<br>PROGRAM<br>[1] | BIT LINE<br>TRIM<br>PROGRAM<br>[0] | ENABLE<br>BL SWITCH | ENABLE<br>HIGH<br>CURRENT<br>PUMP |       |
| BIT 7        | BIT 6 | BIT 5                              | BIT 4                              | BIT 3                              | BIT 2               | BIT 1                             | BIT 0 |

Fig. 12M


| REGISTER ODH |       | CONTROL I                   |                                       |                                       |                                       |                                       |                        |
|--------------|-------|-----------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|------------------------|
|              |       | ENABLE<br>NEGATIVE<br>PUMPS | SOURCE<br>LINE TRIM<br>(ERASE)<br>[2] | SOURCE<br>LINE TRIM<br>(ERASE)<br>[1] | SOURCE<br>LINE TRIM<br>(ERASE)<br>[0] | ENABLE<br>SOURCE<br>SWITCH<br>CIRCUIT | WORD<br>LINE<br>SUPPLY |
| BIT 7        | BIT 6 | BIT 5                       | BIT 4                                 | BIT 3                                 | BIT 2                                 | BIT 1                                 | BIT 0                  |

Fig. 12N






*Fig. 13*



*Fig. 14*



*Fig. 15*




Fig. 16







Fig. 17



*Fig. 18A*



*Fig. 18B*



*Fig. 19*

```

graph TD
    Start([ERASE  
ERASE-VERIFY]) --> 238[LOAD ADDRESS  
W LINE OFF  
FLOAT B LINE]
    238 --> 240[ENABLE ERASE  
HV]
    240 --> 242[SWITCH HV  
TO SOURCE  
AND W LINE]
    242 --> 244[WAIT]
    244 --> 246[TURN OFF HV  
TO SOURCE  
AND W LINE]
    246 --> 248[GROUND ERASE  
BLOCK SOURCE  
& W LINE  
FLOAT]
    248 --> End([ ])
    238 --> 248

```

(Fig.20B)

(Fig.20B)

*Fig. 20A*







Fig.20B



*Fig. 21*









Fig. 23




*Fig. 24A*



*Fig. 24B*



*Fig. 25*



*Fig. 26*